|By Marketwired .||
|May 21, 2014 11:00 AM EDT||
SAN JOSE, CA -- (Marketwired) -- 05/21/14 --
WHO: ProPlus Design Solutions, Inc., the leading technology provider of giga-scale parallel SPICE simulation, SPICE modeling solutions and Design-for-Yield (DFY) applications
WHAT: Will demonstrate its new NanoSpice Giga, the first giga-scale SPICE simulator to handle more than one-billion element memory circuits with a pure SPICE engine and no need for FastSPICE technologies or options at the 51st Design Automation Conference (DAC) Booth #905. Other demonstration will feature its other FinFET-ready DFY products.
WHEN: Monday, June 2, through Wednesday, June 4, from 9 a.m. until 6 p.m.
WHERE: Moscone Center, San Francisco
Additional demonstrations will highlight NanoSpice and NanoYield features, including:
- High-performance, highly accurate simulation for large post-layout analog designs
- High-performance RF simulation with high-fidelity PNOISE analysis
- Breakthrough 10,000+ variable 7 sigma yield prediction
- Massively parallel PVT corner simulation and design optimization
Attendees will learn how to leverage ProPlus' 20+ year industry-leading SPICE modeling expertise to help modeling, quality assurance, process platform evaluation and benchmark efforts.
ProPlus will host a daily drawing in its booth for a new iPad mini. For more information about ProPlus Design Solutions, visit: www.proplussolutions.com. Meetings or demonstrations during DAC can be scheduled via email. Requests should be sent to: [email protected].
ProPlus will sponsor two Pavilion Panels in Booth #313 on the exhibit floor. Dr. Bruce McGaughy, ProPlus' chief technology officer and senior vice president of engineering, will participate in the first, "Giga-Scale Design Challenges: Billions and Billions of Transistors, June 2, at 11:30 a.m. "China Fabless: Threat or Opportunity?" also will be held June 2 at 1:30 p.m. Ice cream provided by ProPlus will be served.
Dr. Lianfeng Yang, ProPlus' vice president of marketing, will present "Modeling Process Variation and Analyzing Its Impact in Circuit Designs" June 3, 11:30 a.m. in the SMIC Booth #413.
The complete program can be found on the DAC website: www.dac.com.
About ProPlus Design Solutions
ProPlus Design Solutions, Inc. delivers Electronic Design Automation (EDA) solutions with the mission to enhance the link between design and manufacturing. It is the global leader for SPICE modeling solutions and the leading technology provider for unique Design-for-Yield (DFY) products that integrate the key DFY components -- advanced device modeling software, a parallel SPICE simulation circuit simulator and hardware-validated statistical variation analysis tools. Products include: BSIMProPlus/Model Explorer, a modeling technology platform for nanometer devices; NoisePro/9812B/9812D, the golden solution for low-frequency 1/f noise and Random Telegraph Signal (RTS) noise characterization and process monitoring; NanoSpice, a high-capacity, high-performance parallel SPICE simulator for giga-scale circuit simulation; and NanoYield/NanoExplorer, a variation analysis platform for yield versus power, performance and area trade-off of memory, analog and digital circuit designs. ProPlus Design Solutions has R&D centers in the San Jose, Calif. and Beijing and Jinan, China, with sales offices in Tokyo, Japan, Hsinchu, Taiwan, and Shanghai, China. More information about ProPlus Design Solutions can be found at www.proplussolutions.com.
BSIMProPlus, Model Explorer, NanoExplorer, NanoSpice, NanoYield and NoisePro are registered trademarks of ProPlus Design Solutions. ProPlus Design Solutions acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
For more information, contact:
Public Relations for ProPlus Design Solutions
The emerging Internet of Everything creates tremendous new opportunities for customer engagement and business model innovation. However, enterprises must overcome a number of critical challenges to bring these new solutions to market. In his session at @ThingsExpo, Michael Martin, CTO/CIO at nfrastructure, outlined these key challenges and recommended approaches for overcoming them to achieve speed and agility in the design, development and implementation of Internet of Everything solutions wi...
Aug. 25, 2016 12:45 AM EDT Reads: 1,895
Aug. 25, 2016 12:30 AM EDT Reads: 2,022
Aug. 25, 2016 12:00 AM EDT Reads: 2,948
Aug. 24, 2016 10:30 PM EDT Reads: 2,008
Aug. 24, 2016 10:30 PM EDT Reads: 1,445
Aug. 24, 2016 09:30 PM EDT Reads: 317
Aug. 24, 2016 09:15 PM EDT Reads: 1,660
Aug. 24, 2016 04:45 PM EDT Reads: 1,300
Aug. 24, 2016 04:15 PM EDT Reads: 2,553
Aug. 24, 2016 04:15 PM EDT Reads: 344
Aug. 24, 2016 04:15 PM EDT Reads: 475
Aug. 24, 2016 04:10 PM EDT Reads: 295
Aug. 24, 2016 03:15 PM EDT Reads: 412
Aug. 24, 2016 02:15 PM EDT Reads: 1,438
Aug. 24, 2016 02:00 PM EDT Reads: 1,838