Welcome!

News Feed Item

Chip Path Design Systems Announces Free Access to Its Multi-Vendor Architectural FPGA and FPASSP Mapping Tools

Vendor-Neutral Portal and IP Directory Provides Immediate Access to Design, Compare and Buy Thousands of 20nm to 350nm FPGA Parts

CUPERTINO CA -- (Marketwired) -- 05/27/14 -- (at the Design Automation Conference) - Chip Path™ Design Systems, a chip architecture and assembly company, announces the industry's first device-mapping tools and IP directory for FPGA front-end design with free and pay by credit card use models. Using only a web browser with no software installation required, the Chip Path portal and IP directory are freely accessible from anywhere in the world. For the first time, designers can design, research, compare and plug-and-play hundreds of IP blocks onto FPGA devices across multiple vendors.

Chip Path has aggregated 6,000 intellectual property (IP) cores from over 400 vendors for use in FPGA mapping and estimation. The result is the ability to significantly reduce design costs and speed design time by providing technical and business information in one graphical and easy-to-use system. The portal features devices from Altera Corp., Lattice Semiconductor Corp., Microsemi Corp. (Actel), Xilinx Inc. and Achronix. Over 29 FPGA families are supported, representing 430 bases with over 2,000 package combinations and over 11,000 part numbers and speed grades. Real-time inventory and part number purchasing can be done directly from the website, linking distributors such as Arrow, Avnet, Digi-Key, Mouser and others.

FPGA and FPASSP: Fast track from chip architecture to implementation

Chip Path has created a new paradigm in FPGA device mapping technology serving both FPGA and ASSP. To improve FPGA efficiency, the trend has been to hard diffuse large SoC-style blocks alongside the more expensive FPGA fabric. The FPASSP (Field Programmable ASSP) represents a hybrid of the flexibility of an FPGA with embedded ASSP hard-diffused partitions. Using Chip Path's unique system, architects can design chips using semantic or placeholder IP, directly using vendor IP or their own internal IP to create, assemble and test economic viability of their designs, reducing risk, cost and time to market. Chip Path can map pure FPGA devices as well as those with complex SoC style partitions. Now entire systems can be efficiently mapped onto one die. Chip Path's FPASSP portal supports SmartFusion™, SmartFusion 2™, Zynq®-7000, Arria® V SE/SX and Arria® 10 SE/SX.

"For the first time customers will have access to vendor-neutral tools that provide impartial FPGA mapping from the four major vendors and Achronix," said J. George Janac, CEO of Chip Path Design Systems. "As FPGAs have embraced the latest 28nm nodes much faster than ASICs or ASSPs, they have increasingly become a competitive solution for box, board, and systems designers."

The Chip Path Portal provides the industry's first worldwide subscription-based usage system using both free and advanced pay features with secure credit card processing. The self-service portal allows users to aggregate data on all available IP and FPGAs from vendors, removing problems associated with limited data access. Users are assured to receive the most accurate and competitive information available.

FPGA and FPASSP: Architectural creation by catalog models

Design entry is simple and flexible. FPGA Search can be run from a single form with as little as six resource numbers. Chip Path search tools also offer the option to import vendor synthesis and mapping results allowing development board-based RTL designs to be mapped onto much cheaper devices for production.

Chip Path's ChipArchitect tool uses built-in semantic models and can generate over 1.8M end-to-end I/O channel and core models with either a hard embedded IP or FPGA fabric implementation. Additional tools provide the added flexibility of adding blocks either directly from an external vendor IP catalog or from an internal IP catalog. Pre-RTL blocks can be defined using LUT, BRAM, DSP and other resources. ChipArchitect provides a complete array of input options and outputs the best choices of devices across the industry for its customers.

Pricing

The Chip Path FPGA portal has a free use starter model. The FPGA search tool and IP directory can be used free of charge without a login, allowing mapping of devices and IP directory search. Free use of the FPGA ChipArchitect tool is also provided, but login is required.

A $79/year membership provides added device access to 28nm FPGA devices as well as new 40nm/65nm devices from Lattice Semiconductor and Microsemi. Full FPGA package selection, SERDES mapping, speed grade analysis, real-time inventory and distributor ordering start at $199/week. A similar package that adds FPASSP devices is $299/week. In addition, 20nm/22nm pre-production device models are directly available from Chip Path for a monthly subscription fee.

Availability

The Chip Path Portal is now available at www.ChipPath.com. The worldwide design community is invited to visit the portal, view our technical video demonstration and explore the free resources and available services.

Chip Path at 2014 DAC

Chip Path will be displaying its web planning portal, FPGA mapping tools and IP directory at the 2014 Design Automation Conference (DAC) from June 2-4 in San Francisco, CA in booth #206C.

About Chip Path

Chip Path Design Systems is a privately funded chip architecture and assembly company that merges web technology with semiconductor design and intellectual property reuse to dramatically simplify IC design. Targeting the front-end process from specification through IP assembly to physical planning, and device selection, the Chip Path platform significantly lowers risk and cost of complex SoC and FPGA design while improving quality, power and performance.

The company is headquartered in Cupertino, Calif. 95014. Telephone: 408-257-3643. Email: [email protected]. Website: www.ChipPath.com.

ChipPath, ChipSearch, ChipArchitect, ChipAssembler, ChipPlanner, IPDirectory SemantIC I/O Semantic IP, Semantic CN, and SemantIC Design are trademarks of Chip Path Design Systems.

For more information, please contact:
Laurie Isaacson
Director Public Relations for Chip Path
+1 408 257 3643
Email Contact

More Stories By Marketwired .

Copyright © 2009 Marketwired. All rights reserved. All the news releases provided by Marketwired are copyrighted. Any forms of copying other than an individual user's personal reference without express written permission is prohibited. Further distribution of these materials is strictly forbidden, including but not limited to, posting, emailing, faxing, archiving in a public database, redistributing via a computer network or in a printed form.

Latest Stories
Is advanced scheduling in Kubernetes achievable? Yes, however, how do you properly accommodate every real-life scenario that a Kubernetes user might encounter? How do you leverage advanced scheduling techniques to shape and describe each scenario in easy-to-use rules and configurations? In his session at @DevOpsSummit at 21st Cloud Expo, Oleg Chunikhin, CTO at Kublr, will answer these questions and demonstrate techniques for implementing advanced scheduling. For example, using spot instances ...
As businesses evolve, they need technology that is simple to help them succeed today and flexible enough to help them build for tomorrow. Chrome is fit for the workplace of the future — providing a secure, consistent user experience across a range of devices that can be used anywhere. In her session at 21st Cloud Expo, Vidya Nagarajan, a Senior Product Manager at Google, will take a look at various options as to how ChromeOS can be leveraged to interact with people on the devices, and formats th...
First generation hyperconverged solutions have taken the data center by storm, rapidly proliferating in pockets everywhere to provide further consolidation of floor space and workloads. These first generation solutions are not without challenges, however. In his session at 21st Cloud Expo, Wes Talbert, a Principal Architect and results-driven enterprise sales leader at NetApp, will discuss how the HCI solution of tomorrow will integrate with the public cloud to deliver a quality hybrid cloud e...
SYS-CON Events announced today that Yuasa System will exhibit at the Japan External Trade Organization (JETRO) Pavilion at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 – Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. Yuasa System is introducing a multi-purpose endurance testing system for flexible displays, OLED devices, flexible substrates, flat cables, and films in smartphones, wearables, automobiles, and healthcare.
DevOps is under attack because developers don’t want to mess with infrastructure. They will happily own their code into production, but want to use platforms instead of raw automation. That’s changing the landscape that we understand as DevOps with both architecture concepts (CloudNative) and process redefinition (SRE). Rob Hirschfeld’s recent work in Kubernetes operations has led to the conclusion that containers and related platforms have changed the way we should be thinking about DevOps and...
SYS-CON Events announced today that Taica will exhibit at the Japan External Trade Organization (JETRO) Pavilion at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 – Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. Taica manufacturers Alpha-GEL brand silicone components and materials, which maintain outstanding performance over a wide temperature range -40C to +200C. For more information, visit http://www.taica.co.jp/english/.
When it comes to cloud computing, the ability to turn massive amounts of compute cores on and off on demand sounds attractive to IT staff, who need to manage peaks and valleys in user activity. With cloud bursting, the majority of the data can stay on premises while tapping into compute from public cloud providers, reducing risk and minimizing need to move large files. In his session at 18th Cloud Expo, Scott Jeschonek, Director of Product Management at Avere Systems, discussed the IT and busine...
SYS-CON Events announced today that SourceForge has been named “Media Sponsor” of SYS-CON's 21st International Cloud Expo, which will take place on Oct 31 – Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. SourceForge is the largest, most trusted destination for Open Source Software development, collaboration, discovery and download on the web serving over 32 million viewers, 150 million downloads and over 460,000 active development projects each and every month.
SYS-CON Events announced today that Nihon Micron will exhibit at the Japan External Trade Organization (JETRO) Pavilion at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 – Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. Nihon Micron Co., Ltd. strives for technological innovation to establish high-density, high-precision processing technology for providing printed circuit board and metal mount RFID tags used for communication devices. For more inf...
Enterprises have taken advantage of IoT to achieve important revenue and cost advantages. What is less apparent is how incumbent enterprises operating at scale have, following success with IoT, built analytic, operations management and software development capabilities – ranging from autonomous vehicles to manageable robotics installations. They have embraced these capabilities as if they were Silicon Valley startups. As a result, many firms employ new business models that place enormous impor...
SYS-CON Events announced today that MIRAI Inc. will exhibit at the Japan External Trade Organization (JETRO) Pavilion at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 – Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. MIRAI Inc. are IT consultants from the public sector whose mission is to solve social issues by technology and innovation and to create a meaningful future for people.
Widespread fragmentation is stalling the growth of the IIoT and making it difficult for partners to work together. The number of software platforms, apps, hardware and connectivity standards is creating paralysis among businesses that are afraid of being locked into a solution. EdgeX Foundry is unifying the community around a common IoT edge framework and an ecosystem of interoperable components.
SYS-CON Events announced today that Dasher Technologies will exhibit at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 - Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. Dasher Technologies, Inc. ® is a premier IT solution provider that delivers expert technical resources along with trusted account executives to architect and deliver complete IT solutions and services to help our clients execute their goals, plans and objectives. Since 1999, we'v...
SYS-CON Events announced today that TidalScale, a leading provider of systems and services, will exhibit at SYS-CON's 21st International Cloud Expo®, which will take place on Oct 31 - Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. TidalScale has been involved in shaping the computing landscape. They've designed, developed and deployed some of the most important and successful systems and services in the history of the computing industry - internet, Ethernet, operating s...
SYS-CON Events announced today that Massive Networks, that helps your business operate seamlessly with fast, reliable, and secure internet and network solutions, has been named "Exhibitor" of SYS-CON's 21st International Cloud Expo ®, which will take place on Oct 31 - Nov 2, 2017, at the Santa Clara Convention Center in Santa Clara, CA. As a premier telecommunications provider, Massive Networks is headquartered out of Louisville, Colorado. With years of experience under their belt, their team of...